Performance Enhancement Guaranteed Cache Using STT-RAM Technology

نویسندگان

  • Ms. P. SINDHU
  • Ms. K. V. ARCHANA
چکیده

Spin Transfer Torque RAM (STT-RAM) is a form of computer data storage which allows data items to read and write faster. Every peripheral circuit have some static power consumption, which is consumed while there is no circuit activity. The main objective of the paper is to reduce the static power consumption in peripheral circuits with the help of STT-RAM technology. Instead of fetching instructions from main memory (L1 instruction cache) a tiny buffer called loop cache is used to serve instructions to the processor, in order to save power. The efficient power down strategy and nonvolatility of STT-RAM combined with the loop caches, leads to reduced power consumption. Further to increase the efficiency of the system Performance Enhancement Guaranteed (PEG) cache is encapsulated with the STT-RAM technology. Keywords—Spin-Transfer Torque RAM (STT-RAM), Caches, instruction caches, loop caches.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

STT-RAM Aware Last-Level-Cache Policies for Simultaneous Energy and Performance Improvement

High capacity Last Level Cache (LLC) architectures have been proposed to mitigate the widening processor-memory speed gap. These LLC architectures have been realized using DRAM or SpinTransfer-Torque Random Access Memory (STT-RAM) memory technologies. It has been shown that STT-RAM LLC provides improved energy efficiency compared to DRAM LLC. However, existing STT-RAM LLC suffers from increased...

متن کامل

Read-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Enhancement

As capacity and complexity of on-chip cache memory hierarchy increases, the service cost to the critical loads from Last Level Cache (LLC), which are frequently repeated, has become a major concern. The processor may stall for a considerable interval while waiting to access the data stored in the cache blocks in LLC, if there are no independent instructions to execute. To provide accelerated se...

متن کامل

Comparison of Energy and Performance Efficiency of Recent Cache Configuration Trends and Designs

Over the past ten years cache configurations and their designs have increased in importance, energy efficiency, speed, and in other aspects as well. The goal of this paper is to discuss the energy and performance efficiency of different cache designs throughout the years. A good scale efficiency for a cache could be considered a measure of its latency and energy consumption. To optimize cache e...

متن کامل

Energy Optimizations of SRAM and STT-RAM Multi-Level Caches from 1995-2016

This paper reviews the cache designs of processors from 1995 until today, studying the development of multi-level caches, especially the chosen device technology, and how it has evolved with the needs of multi-core processors. It is found that SRAM, while fast, has the drawbacks of high energy use and a constant need for power, making it power for storage over an extended time. STT-RAM enters t...

متن کامل

A Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy

On-chip power consumption is one of the fundamental challenges of current technology scaling. Cache memories consume a sizable part of this power, particularly due to leakage energy. STT-RAM is one of several new memory technologies that have been proposed in order to improve power while preserving performance. It features high density and low leakage, but at the expense of write energy and per...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015